

To Reduce SRAM Sub-Threshold Leakage Using Stack and Zig-Zag techniques

Sai Praveen Venigalla¹, G. Santhi swaroop Vemana² M. Nagesh Babu³

¹M.TECH Student, Department of ECE, K.L.University, Guntur Dt.AP, India

²M.TECH Student, Department of ECE, K.L.University, Guntur Dt.AP, India

³ Dept. of ECE, K.L.University, Vijayawada, India

Abstract-- The growing market of portable electronics devices demands lesser power dissipation for longer battery life and compact system. Considerable attention has been given to the design of low-power and high-performance SRAMs since they are critical components in both high-performance processors and hand-held portable devices. The reduction of the threshold voltage due to voltage scaling leads to increase in sub threshold leakage current and hence static power dissipation. The leakage current consists of reverse-bias diode currents and sub threshold currents. Scaling down of threshold voltage results in exponential increase of the sub threshold leakage current. This paper presents a method based on controlling the leakage currents by using effective stacking of transistors using stack technique and another method based on zig-zag approach.

The proposed stack technique forces a stack effect by breaking down an existing transistor into two half size transistors. When the two transistors are turned off together, induces reverse bias between the two transistors results in sub-threshold leakage current reduction. The Zig-Zag technique reduces wake-up overhead caused by sleep transistors by placement of alternating sleep transistors, assuming a particular pre-selected input vector. The simulation results have been carried out using microwind tool on 90 nm technology.

Key terms : SRAM, Stack Technique, Zig-Zag Technique. Low Power.

1. INTRODUCTION

Aggressive scaling of CMOS devices in the last four decades has enabled the semiconductor industry to meet its ever-increasing demand for higher performance and higher integration densities. However, this trend is encountering several major challenges in the nanometer era, due to the high integration levels as well as the physical limitations of semiconductor devices. High power consumption is one of the major challenges of integrated circuit design in nano-scale technologies [1]. For high-

performance applications, large power dissipations within a small die area are resulting in alarming temperatures, posing serious reliability concerns. For battery operated devices, on the other hand, increased power consumption is drastically limiting the battery lifetime.

High power consumption leads to reduction in the battery life in the case of battery-powered applications and affects reliability, packaging, and cooling costs. The main sources for power dissipation are: 1) capacitive power dissipation due to the charging and discharging of the load capacitance; 2) short-circuit currents due to the existence of a conducting path between the voltage supply and ground for the brief period during which a logic gate makes a transition; and 3) leakage current. The leakage current consists of reverse-bias diode currents and sub-threshold currents. Scaling down of threshold voltage results in exponential increase of the sub-threshold leakage current.

2. CONVENTIONAL 6T-SRAM CELL

Random access means that locations in the memory can be written to or read from in any order, regardless of the memory location that was last accessed. The schematic diagram of 6T SRAM cell is shown in fig 1. Each bit in an SRAM is stored on four transistors that form two cross-coupled inverters. This storage cell has two stable states which are used to denote 0 and 1. Two additional access transistors serve to control the access to a storage cell during read and write operations. Access to the cell is enabled by the word line (WL in figure 1) which controls the two access transistors, in turn, control whether the cell should be connected to the bit lines: BL and BL'. They are used to transfer data for both read and write operations. While it's not strictly necessary to have two bit lines, both the signal and its inverse are typically provided since it improves noise margins.

3. RELATED WORK

Random access means that locations in the memory can be written to or read from in any order,

regardless of the memory location that was last accessed. The schematic diagram of 6T SRAM cell is shown in fig 1. Each bit in an SRAM is stored on four transistors that form two cross-coupled inverters. This storage cell has two stable states which are used to denote 0 and 1. Two additional access transistors serve to control the access to a storage cell during read and write operations. Access to the cell is enabled by the word line (WL in figure 1) which controls the two access transistors, in turn, control whether the cell should be connected to the bit lines: BL and BL'. They are used to transfer data for both read and write operations. While it's not strictly necessary to have two bit lines, both the signal and its inverse are typically provided since it improves noise margins.




Fig 1.

Conventional 6T SRAM cell

The leakage current of deep submicron CMOS transistor consists of two major components: sub threshold current, and gate tunneling current. Sub threshold leakage is the drain-source current of a transistor when the gate-source voltage is less than the threshold voltage. More precisely, sub threshold leakage happens when the transistor is operating in the weak inversion region. The sub threshold current depends exponentially on threshold voltage, which results in large sub threshold current in short channel devices. Sub-threshold leakages in the SRAM cell are shown in the fig 2.




Fig 2.

Sub-Threshold leakage current in SRAM cell

4. PROPOSED TECHNIQUES

The first technique for leakage power reduction is the stack approach, which forces a stack effect by breaking

down an existing transistor into two half size transistors [5]. Figure 3 shows its structure. When the two transistors are turned off together, induced reverse bias between the two transistors results in sub-threshold leakage current reduction. However, divided transistors increase delay significantly and could limit the usefulness of the approach.




Fig 3. Stack approach

A variation of the sleep approach, the zigzag approach, reduces wake-up overhead caused by sleep transistors by placement of alternating sleep transistors assuming a particular pre-selected input vector [4]. In Figure 4, we assume that, in sleep mode, the input of the logic is '0' and each logic stage reverses its input signal, i.e., the output is '1' if the input is '0,' and the output is '0' if the input is '1.' If the output is '1,' then a sleep transistor is added to the pull down network; if the output is '0,' then a sleep transistor is added to the pull-up network. Thus, the zigzag approach uses fewer sleep transistors than the original sleep approach. Furthermore, this approach still results in destruction of state (i.e., state is set to the particular pre-selected input vector), although the problem of floating output voltage is eliminated.






Fig 4. Zig-Zag approach

5. DESIGN IMPLEMENTATION


5.1. CONVENTIONAL 6T SRAM CELL:




5.2. SRAM CELL USING STACK TECHNIQUE:




5.3. SRAM CELL USING ZIG-ZAG TECHNIQUE:




6.1. 6T SRAM CELL:



6.2. STACK SRAM:



6.3. ZIG-ZAG SRAM:



6. SIMULATED RESULTS:

7. POWER CONSUMPTION

Conventional 6T SRAM	Zig-Zag SRAM	Stack SRAM
1.460mw	0.935mw	0.117mw

8. CONCLUSION

Scaling down of the CMOS technology feature size and threshold voltage for achieving high performance has resulted in increase of leakage power dissipation. We have presented an efficient methodology for reducing leakage power in VLSI design. SRAM Architecture is designed using stack and zig-zag approaches so that the power dissipation is less when compared with conventional SRAM architecture.

REFERENCES

[1] A. Pavlov and M. Sachdev, CMOS SRAM Circuit Design and Parametric Test in Nano Scaled Technologies. New York, USA: Springer, 2008.

[2] S. Rusu, S. Tam, H. Muljono, J. Stinson, D. Ayers, J. Chang, R. Varada, M. Ratta, S. Kottapalli, and S. Vora, "A 45 nm 8-core enterprise Xeon R processor," Solid-State Circuits, IEEE Journal of, vol. 45, no. 1, pp. 7 –14, jan. 2010.

[3] International Technology Roadmap for Semiconductors, Semiconductor Industry Association, 2009. [Online]. Available: <http://www.itrs.net>

[4] R. Krishnarnurthy, A. Alvandpour, V. De, and S. Borkar, "High-performance and low-power challenges for sub-70 nm microprocessor circuits," in Custom Integrated Circuits Conference, 2002. Proceedings of the IEEE 2002, 2002, pp. 125 – 128.

[5] M. Powell, S.-H. Yang, B. Falsafi, K. Roy and T. N. Vijaykumar, "Gated-Vdd: A Circuit Technique to Reduce Leakage in Deep submicron Cache Memories," International Symposium on Low Power Electronics and Design, pp. 90-95, July 2000.

[6] K.-S. Min, H. Kawaguchi and T. Sakurai, "Zigzag Super Cut-off CMOS (ZSCCMOS) Block Activation with Self-Adaptive Voltage Level Controller: An Alternative to Clock-gating Scheme in Leakage Dominant Era," IEEE International Solid-State Circuits Conference, pp. 400-401, February 2003.

[7] Z. Chen, M. Johnson, L. Wei and K. Roy, "Estimation of Standby Leakage Power in CMOS Circuits Considering Accurate Modeling of Transistor Stacks," International Symposium on Low Power Electronics and Design, pp. 239-244, August 1998.

[8] J.C. Park, V. J. Mooney III and P. Pfeifferberger, "Sleepy Stack Reduction of Leakage Power," Proceeding of the International Workshop on Power and Timing Modeling, Optimization and Simulation, pp. 148-158, September 2004.